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Abstract 
 
This paper presents two current mirror circuits for low-voltage applications. Unlike most current mirrors that use 
stacked transistors in the output branch to boost the output resistance, the proposed designs use current compensation 
techniques to achieve high output resistance. By avoiding stacked transistors in the output branch, the minimum output 
voltages of the proposed circuits are significantly lower compared to those of other current mirror circuits with 
comparable output resistance. Particularly, the first design emphasizes on reducing the minimum output voltage to an 
extremely low level of around 20mV. The second design stresses minimizing implementation cost. Compared to a 
simple current mirror circuit, the second design requires only one additional transistor but boosts the output resistance 
by more than 10 times. Both circuit analysis and simulations are presented to examine the performance of the proposed 
designs. 
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I. Introduction 
 
Current mirrors (CM) are essential building blocks of analog circuits. Two critical parameters of a CM circuit are 
its output resistance 𝑟𝑜𝑢𝑡 and the minimum output voltage 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛. The latter is also referred to as the CM compliance 
voltage and is to maintain the accuracy of the input and output current relation. A large 𝑟𝑜𝑢𝑡 enhances the accuracy of 
the CM circuit and helps achieve high amplifier gain when the CM circuit is used as the active load of the amplifier. 
Meanwhile, a small 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 improves signal headroom, which is highly desirable in low-voltage design. In general, 
the efforts to improve one often negatively affects the other, which leads to an increasingly difficult trade-off with the 
scaling down of circuit supply voltage.          
Traditionally, 𝑟𝑜𝑢𝑡 of a CM circuit is improved by placing an additional transistor M3 on top of mirror transistor M2 
as shown in Figure 1 (a). This isolates M2 from output voltage variations and hence helps stabilize output current 𝐼𝑜𝑢𝑡. 
By using different methods to generate M3 gate voltage 𝑉𝐶, this structure has evolved into several well-known CM 
topologies, including classical cascode, wide-swing cascode, and gate regulated CM circuits [8, 12]. The classical 
cascode topology biases 𝑉𝐶  at the level of 2𝑉𝑡 + 2𝑉𝑑𝑠𝑎𝑡, where 𝑉𝑡  is transistor threshold voltage and 𝑉𝑑𝑠𝑎𝑡  is the 
minimum 𝑉𝐷𝑆  to keep the transistor in saturation region. Hence, it has 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 = 𝑉𝑡 + 2𝑉𝑑𝑠𝑎𝑡 . The wide-swing 
cascode topology reduces 𝑉𝐶 level to 𝑉𝑡 + 2𝑉𝑑𝑠𝑎𝑡 and subsequently decreases 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 to 2𝑉𝑑𝑠𝑎𝑡. The gate regulated 
topology uses an amplifier to form a negative feedback loop that stabilizes M2 drain voltage to enhance 𝑟𝑜𝑢𝑡. Its 
𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 is also about 2𝑉𝑑𝑠𝑎𝑡 due to stacked transistors M2 and M3. In addition to the efforts to boost 𝑟𝑜𝑢𝑡, other 
techniques have been developed to improve the CM input and output current matching [9, 2] or to reduce the required 
voltage level at CM input nodes [1, 10]. Nevertheless, these techniques still assume the cascode structure and hence 
cannot further reduce 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 below 2𝑉𝑑𝑠𝑎𝑡.                        
 
Fig. 1 Techniques to improve CM output resistance 
Besides the aforementioned cascode structure, there is an alternative approach to improve CM 𝑟𝑜𝑢𝑡 as shown in 
Figure 1 (b). In the figure, the output branch mirror transistor is modeled by an ideal transistor M2 in parallel with 
transistor output resistance ro2. 𝐼𝑟𝑜, the current flowing through ro2 varies according to the CM output voltage. If a 
compensation current 𝐼𝐶, which accurately tracks 𝐼𝑟𝑜, is added to the CM input branch, then the CM output current 𝐼𝑜𝑢𝑡 
will not be affected by the variations of the CM output voltage. This method is referred to as current compensation 
technique in the paper. Since this approach does not require stacked transistors in its output branch, its 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 can be 
reduced below 2𝑉𝑑𝑠𝑎𝑡, making it more appealing in low-voltage design.          
A CM circuit with current compensation technique is shown in Figure 1 (c) [4, 7, 11]. It uses an amplifier to keep 
the drain voltages of M1 and M2 at the same level. If M1 and M2 are matching devices and have the same output 
resistance, the currents due to the finite output resistance of M1 and M2 accurately track each other. Hence, the circuit 
manifests high 𝑟𝑜𝑢𝑡 and has 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 around 𝑉𝑑𝑠𝑎𝑡. Once the output voltage is below 𝑉𝑑𝑠𝑎𝑡, M1 and M2 enter linear 
region and the circuit loses its effectiveness to keep the drain potentials of the mirror transistors equal. Note that this 
circuit contains a positive feedback loop (amplifier negative input and M2) and a negative feedback loop (amplifier 
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positive input and M1). To make it stable, the impedance at its input node should be larger than that at its output node. 
A detailed stability analysis for this type of CM circuits is discussed in [11]. Due to the amplifier feedback, the circuit 
copies its output node voltage to its input node. To achieve high 𝑟𝑜𝑢𝑡 and wide voltage swing, its input node should 
have high impedance and wide swing as well. Such constraints complicate the design of its input source and limit its 
applications. The CM circuits in [3, 10] implement similar current compensation schemes and avoid the above 
constraints by using cascode structure in the CM output branch. However, this increases CM 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 to 2𝑉𝑑𝑠𝑎𝑡 level, 
making them unsuitable in ultra-low voltage applications. 
Table 1 Output resistance and compliance voltage comparison 
Types of CM circuits 𝒓𝒐𝒖𝒕 𝑽𝒐𝒖𝒕,𝒎𝒊𝒏 
Simple CM circuit 𝑟𝑜 𝑉𝑑𝑠𝑎𝑡 
Classical Cascode CM 𝑔𝑚𝑟𝑜
2 𝑉𝑡 + 2𝑉𝑑𝑠𝑎𝑡 
Wide-swing Cascode 𝑔𝑚𝑟𝑜
2 2𝑉𝑑𝑠𝑎𝑡 
Gate-regulated Cascode [8] 𝐴𝑔𝑚𝑟𝑜
2 2𝑉𝑑𝑠𝑎𝑡 
Low-voltage Wilson CM [6] 𝑔𝑚𝑟𝑜
2 2𝑉𝑑𝑠𝑎𝑡 
CM Circuit in [5] 𝑔𝑚
2 𝑟𝑜
3 > 𝑉𝑑𝑠𝑎𝑡 
Current compensation CM circuit 
in [4, 7] 
−𝑟𝑖𝑛* 𝑉𝑑𝑠𝑎𝑡 
Prop. high-perform CM circuit 𝐴𝑟𝑜 < 𝑉𝑑𝑠𝑎𝑡 
Prop. ORBCM circuit 
𝑟𝑜4 ⋅ 𝑟𝑜1
𝑟𝑜4 − 𝑟𝑜1
 𝑉𝑑𝑠𝑎𝑡 
        *𝑟𝑖𝑛 is the impedance observed at the input node of the CM circuit. The circuit in [4,7] has a negative output resistance. 
Table 1 summarizes the achievable 𝑟𝑜𝑢𝑡  and 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛  of various CM circuits. In the table, 𝑔𝑚  and 𝑟𝑜  denote 
transistor transconductance and output resistance; 𝐴 is the gain of the amplifier used in the design. Clearly, the 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 
of CM circuits with the stacked structure is about 2𝑉𝑑𝑠𝑎𝑡 or above, with the exception of the circuit in [5], in which one 
of the stacked transistors operates in linear region. Meanwhile, the current compensation based CM circuits in [4, 7] 
reduce 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛  to 𝑉𝑑𝑠𝑎𝑡  level, but suffer from several limitations as discussed earlier. This paper presents two 
low-voltage current compensation based CM circuits whose 𝑟𝑜𝑢𝑡 and 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 are listed in the last two rows of the 
table. The first design, referred to as high-performance CM circuit, emphasizes on pushing 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 to an extremely 
low level that is around 20mV. Unlike the previous low-voltage CM circuit [4, 7], the proposed design does not require 
the CM input node to have high impedance and wide swing. The second design, referred to as output resistance boosted 
simple CM circuit (ORBCM), stresses minimizing the implementation cost. It requires only one additional transistor 
but significantly boosts 𝑟𝑜𝑢𝑡 compared to a simple CM circuit. Both circuit analysis and simulations are presented to 
discuss their design considerations and to demonstrate their superb performance.   
The rest of the paper is organized as follows. Section 2 describes the proposed high-performance CM circuit. Its 
output resistance and stability are also discussed in this section. The ORBCM circuit and its design considerations are 
presented in Section 3. Circuit simulation results are presented in Section 4 and the paper is concluded in Section 5.  
 
II. Proposed high-performance current mirror circuit 
The proposed high-performance CM circuit is shown in Figure 2. It uses a feedback loop consisting of amplifier A1 
and transistor M2 to ensure NMOS mirror transistors M1 and M4 have the same drain voltage. Thus, the CM output 𝐼𝑜𝑢𝑡 
precisely tracks 𝐼𝐷𝑆4. Meanwhile, another feedback loop comprised of amplifier A2, transistors M4, M2 and M3 forces 
PMOS mirror transistors M3 and M5 to have the same drain potential, resulting in 𝐼𝐷𝑆3 = 𝐼𝐷𝑆5. Since 𝐼𝐷𝑆3 = 𝐼𝑖𝑛 and 
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𝐼𝐷𝑆4 = 𝐼𝐷𝑆5, we have 𝐼𝑜𝑢𝑡 = 𝐼𝑖𝑛. To further illustrate how the input and output current relation is enforced by the 
feedback loops in a dynamic manner, we assume 𝑉𝑜𝑢𝑡 increases by Δ𝑉. Then the output of amplifier A1 increases and 
so does 𝑉𝐷𝑆4. This momentarily causes 𝐼𝐷𝑆4 to increase, mainly due to the finite output resistance of M4 with the 
assumption that M4 gate voltage 𝑉𝐺 is not affected yet. The increase on 𝐼𝐷𝑆4 is then passed to 𝐼𝐷𝑆3 and subsequently 
causes M3 gate voltage 𝑉𝐶 to decrease. As a result, amplifier A2 decreases M1 and M4 gate voltage 𝑉𝐺 to settle the 
circuit into a new stable state. Thus, the mechanism to realize current compensation can be summarized as follows. 
When 𝑉𝑜𝑢𝑡 increases, so does current 𝐼𝑟𝑜1, the current flowing through M1 output resistance 𝑟𝑜1. The feedback system 
reduces the gate voltage of M1 such that the current reduction due to decreased 𝑉𝐺 compensates the increase on 𝐼𝑟𝑜1.         
 
Fig. 2 Proposed high-performance CM circuit 
 
Fig. 3 Small signal model of the proposed CM circuit 
The small signal model of the proposed circuit is shown in Figure 3. Note that frequency compensation capacitors 
C1~3 in Figure 2 are not included in the small signal model. As detailed in Appendix A, the 𝑟𝑜𝑢𝑡 of the proposed circuit 
can be derived as: 
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𝑟𝑜𝑢𝑡 =
1
1
𝑟𝑜1
−
𝑔𝑚1𝑔𝑚2𝐴1𝐴2 (1 +
𝑔𝑚5𝑟05
2 )
(
1
𝑟𝑜2
+ 𝑔𝑚2(𝐴1 + 1) + 𝑔𝑚𝑏2) (
𝑟𝑜4
𝑟𝑜3
+ 𝑔𝑚3𝑟𝑜4 + 𝑔𝑚4𝑟𝑜4𝐴2 (1 +
𝑔𝑚5𝑟05
2 )) +
1
𝑟𝑜3
+ 𝑔𝑚3 +
1
𝑟𝑜2
 
 
 
(1) 
where 𝐴1 and 𝐴2 denote the gain of amplifiers A1 and A2. If 𝐴2 is large, the above equation can be approximately 
simplified as: 
𝑟𝑜𝑢𝑡 ≈ 𝐴1 ⋅ 𝑟𝑜1 (2) 
The proposed circuit has several advantages over the previous designs [4, 7]. First, mirror transistors M1 and M4 are 
not directly contained in the feedback loop that controls their drain potential. Thus, even if M1 and M4 leave saturation 
region, the feedback loop can still keep their drain voltages at the same level, which allows 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 of the proposed 
circuit to be reduced below 𝑉𝑑𝑠𝑎𝑡. Second, the proposed circuit does not copy the output voltage level to its input node 
and hence eliminates the requirements of high impedance and wide swing for its input node. This simplifies the CM 
input driving circuit design and improves current matching.        
Since the proposed circuit contains several feedback loops, stability is an important design concern. First, 
compensation capacitors C1~3 are used to improve the phase margin of the aforementioned negative feedback loops. 
These capacitors also perform frequency compensation for amplifiers A1 and A2. Second, there is a positive feedback 
loop comprised of the positive input of amplifier A1, transistor M2, the positive input of amplifier A2, and transistor 
M1. As shown in Appendix B, its open loop gain 𝐺𝑂𝐿1 can be derived as: 
𝐺𝑂𝐿1 ≈ (
𝐴1
1 + 𝐴1
)
(1 +
𝑔𝑚5𝑟𝑜5
2 )
𝑔𝑚1(𝑟𝑜1||𝑟𝐿)
𝑟𝑜4𝑔𝑚3
𝐴2
1 + (1 +
𝑔𝑚5𝑟𝑜5
2 )
𝑔𝑚4
𝑔𝑚3
𝐴2
 
 
(3) 
where 𝑟𝐿  represents the CM circuit output load resistance. Since 𝑔𝑚1 = 𝑔𝑚4 , 𝑟𝑜1 = 𝑟𝑜4,  𝐴1 ≫ 1 , and  (1 +
𝑔𝑚5𝑟𝑜5
2
)
𝑔𝑚4
𝑔𝑚3
𝐴2 ≫ 1,  the above equation can be simplified as: 
𝐺𝑂𝐿1 ≈
𝑟𝑜1||𝑟𝐿
𝑟𝑜4
< 1 
(4) 
 
This indicates that the positive feedback loop gain is always smaller than 1 and hence it does not undermine the stability 
of the proposed circuit.   
 
III. Output resistance boosted simple current mirror circuit 
The proposed ORBCM circuit strives to improve CM output resistance with minimized hardware overhead. 
Compared to the simplest CM circuit in Figure 4 (a), the proposed circuit depicted in Figure 4 (b) requires only one 
additional transistor M3. It implements compensation current 𝐼𝐶 by taking advantage of the output resistance of the CM 
driving device M4. Also, transistor M3 functions as a source follower, thus the drain potential of M4 tracks the voltage 
variation at the output node. Assuming 𝑉𝑜𝑢𝑡 experiences a change of Δ𝑉, then the current flowing through the output 
resistance of M1 changes by 
Δ𝑉
𝑟𝑜1
. Meanwhile, Δ𝑉 is propagated to the drain terminal of M4 since 𝑉𝐺𝑆3 is constant thanks 
to the relatively stable 𝐼𝐷𝑆3. Thus, the change on the current flowing through the output resistance of M4 is 
Δ𝑉
𝑟𝑜4
. If 𝑟𝑜1 =
𝑟𝑜4, compensation current 𝐼𝐶 will completely cancel the variation on the current flowing through the output resistance 
of M1, thus boosting the output resistance of the CM circuit. 
 The small signal model of the ORBCM circuit is shown in Figure 4 (c). As described in Appendix C, its output 
resistance can be derived as: 
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𝑟𝑜𝑢𝑡 =
1
1
𝑟𝑜1
−
𝑔𝑚3 ⋅ 𝑔𝑚1 ⋅ 𝑟𝑜3
[𝑟𝑜3 + 𝑟𝑜4 + 𝑟𝑜3 ⋅ 𝑟𝑜4(𝑔𝑚3 + 𝑔𝑚𝑏3)] [
1
𝑟𝑜2
+ 𝑔𝑚2] + 1
 
(5) 
If 𝑔𝑚1 = 𝑔𝑚2 , 𝑔𝑚2 ≫
1
𝑟𝑜2
 and 𝑔𝑚3 ≫ 𝑔𝑚𝑏3, the above expression can be simplified as: 
𝑟𝑜𝑢𝑡 ≈
1
1
𝑟𝑜1 
 −  
1
𝑟𝑜4
=
𝑟𝑜4 ⋅ 𝑟𝑜1
𝑟𝑜4 − 𝑟𝑜1
 
(6) 
It shows that 𝑟𝑜𝑢𝑡 can be significantly improved if 𝑟𝑜1 ≈ 𝑟𝑜4. Since M1 and M4 are different types of transistors, 
achieving exact matching between 𝑟𝑜1and 𝑟𝑜4 may not be realistic. However, as long as 𝑟𝑜1and 𝑟𝑜4 are reasonably 
close, the proposed CM circuit will have much higher 𝑟𝑜𝑢𝑡 than the simple CM circuit and this is achieved with using 
only one additional transistor. Although process variations will affect the matching between 𝑟𝑜1and 𝑟𝑜4, simulation 
results demonstrate that the proposed design retains its high 𝑟𝑜𝑢𝑡 advantage at the presence of process variations. 
Finally, if 𝑟𝑜1 > 𝑟𝑜4, the ORBCM circuit will manifest a negative output resistance, which can be tolerated in various 
applications, e.g. the CM circuit functioning as the tail current source of differential amplifiers. However, if a negative 
resistance is undesirable, 𝑟𝑜4 can be designed to be larger than 𝑟𝑜1 with adequate design margin. 
 
Fig. 4 Proposed ORBCM circuit and its small signal model 
The ORBCM circuit also contains a positive feedback loop comprised of two stages. The first stage is a source 
degenerated common source (CS) amplifier with M3 as the amplification device and diode-connected M2 as the active 
load. The second stage is the CS amplifier with amplification device M1. Assume 𝑟𝐿 is the load resistance at the 
ORBCM circuit output. The loop gain of the positive feedback can be derived as:     
𝐺𝑂𝐿2 ≈
𝑔𝑚1
𝑟𝑜4𝑔𝑚2
(𝑟𝑜1||𝑟𝐿) ≈
𝑟𝑜1||𝑟𝐿
𝑟𝑜4
< 1 
(7) 
Therefore, the positive feedback will not cause instability in practical applications. 
 
IV. Circuit simulation results 
The two proposed circuits are designed using a 0.13µm CMOS technology and operate with a single 1.2V power 
supply. Circuit simulations show that the proposed high-performance CM circuit can simultaneously achieve high 𝑟𝑜𝑢𝑡 
and extreme low 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛 that is about 20mV. Its stability is also validated by simulation results. For the ORBCM 
circuit, simulation results demonstrate that it improves 𝑟𝑜𝑢𝑡 by more than 10 times compared to a simple CM circuit. 
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Simulations are also conducted to study the impact of process variations and to demonstrate the advantages of using the 
ORBCM circuit in amplifier design.   
A. Proposed high-performance CM circuit  
In the design of the proposed high-performance CM circuit, two-stage topologies are used for amplifiers A1 and 
A2 to achieve moderate gain and relatively large output swing. If the mirror transistors have large size, the amplifier 
output swing requirement will be relaxed and, subsequently, single-stage differential amplifiers can be used. The 
amplifier schematics are given in Figure 5 and the types of amplifier input devices are selected based on their common 
mode input range requirements. Transistor sizes used in the design are listed in Table 2 and the compensation 
capacitors are selected as: 𝐶1 = 0.1 𝑝𝐹, 𝐶2 = 0.1 𝑝𝐹, and 𝐶3 = 0.2 𝑝𝐹. The attained gains for amplifiers A1 and A2 
are 31 and 42, respectively. The CM circuit is designed for an output current of 6 µA.  
 
Fig. 5 Amplifier circuits used in the high-performance CM circuit 
 
Table 2 Transistor sizes of the high-performance CM circuit 
Device Channel width/ length Device Channel width/ length 
M1, M4 3μm/120nm M12 540nm/360nm 
M2 1.44μm/120nm M13 600nm/120nm 
M5, M3 600nm/120nm M14, M15 420nm/120nm 
M6, M7 600nm/120nm M16, M17 3μm /120nm 
M8, M9 360nm/120nm M18 180nm/120nm 
M10 320nm/120nm M19 1.26μm/360nm 
M11 540nm/120nm C1/C2/C3 0.1/0.1/0.2 pF 
For comparison purposes, the CM circuits in [4, 5] are also designed and simulated using the same CMOS 
technology. The schematic of the circuit in [4] is shown in Figure 1 (c). It uses the same mirror transistor sizes as that of 
M1 and M4 in the proposed design and amplifier A1 is used in the feedback loop. The transistor sizes of the circuit in [5] 
are selected following the techniques in [5] with targeted output current of 6 µA. Figure 6 plots the output currents of 
the three CM circuits. If the compliance voltage is selected as the output level at which the output current differs from 
the ideal value by 1%, the compliance voltages of the proposed circuit and the designs in [4] and [5] are 20 mV, 53mV, 
and 117 mV, respectively. The relative current errors of the three circuits are plotted in Figure 7. It shows the three 
designs approximately achieve the same level of accuracy. With a 1 KΩ load resistance, simulations are also performed 
to compare the noise performance of the three circuits. The output white noises of the proposed circuit and the designs 
in [4] and [5] are 6.43 𝑝𝐴/√𝐻𝑧, 6.16 𝑝𝐴/√𝐻𝑧 and 5.3 𝑝𝐴/√𝐻𝑧, respectively. It shows the proposed technique does 
not significantly affect the noise performance of the CM circuit. 
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Fig. 6 Output currents of the proposed high-performance CM circuit and reference designs in [4, 5] 
 
Fig. 7 Relative output current errors of the proposed high-performance CM circuit and reference designs in [4, 5] 
 
Fig. 8 Simulated open loop gain of the positive feedback path 
Figure 8 shows the simulated open loop gain 𝐺𝑂𝐿1 of the aforementioned positive feedback path. In simulation, the 
loop is cut at amplifier A1 positive input, to which an AC signal is injected for AC analysis. The differential amplifier 
depicted in Figure 10 serves as the load of the CM circuit in simulation. Due to the small load resistance 𝑟𝐿, 𝐺𝑂𝐿1is 
below -20dB. Using an active load with an output resistance similar to that of M1, 𝐺𝑂𝐿1is still below -6dB, which 
confirms the stability analysis in Section II. 
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B. Proposed ORBCM circuit  
Both the proposed ORBCM circuit and the simple CM circuit in Figure 4 (a) are designed with 𝐼𝑜𝑢𝑡 = 6 𝜇𝐴. The 
two circuits have the same transistor sizes, as shown in Table 3, and only differ by that the ORBCM circuit has an extra 
transistor M3. The simulated output currents of the two circuits are compared in Figure 9. Clearly, the output current of 
the ORBCM circuit is much more stable and the two circuits approximately have the same 𝑉𝑜𝑢𝑡,𝑚𝑖𝑛, which is about the 
level of 𝑉𝑑𝑠𝑎𝑡. When the output voltage is at 600mV, the 𝑟𝑜𝑢𝑡 of the ORBCM and simple CM circuits are 3.5MΩ and 
310kΩ, respectively. This represents 11 times improvement by the proposed technique. Simulation also reveals that 
𝑟𝑜1 = 380 𝐾Ω and 𝑟𝑜4 = 415 𝐾Ω in the aforementioned conditions. According to Equation 6, 𝑟𝑜𝑢𝑡 of the ORBCM 
circuit is about 4.5MΩ, which is reasonably close to the value obtained from simulation. 
Table 3 Transistor sizes of the current mirror circuit 
Device Channel width/ length 
M1, M2 1.2um/360nm 
M3 4.8um/120nm 
M4 9.6um/240nm 
 
 
Fig. 9 Output current of the simple CM and ORBCM circuit; a: simple CM circuit; b: ORBCM circuit 
 
Since the 𝑟𝑜𝑢𝑡 of the ORBCM circuit strongly depends on the matching between 𝑟𝑜1 and 𝑟𝑜4, Monte Carlo (MC) 
simulations are conducted to study how process variations and device mismatches affect the proposed technique. The 
histogram of the ORBCM 𝑟𝑜𝑢𝑡 from 1000 MC simulations is shown Figure 10. Note that the three largest 𝑟𝑜𝑢𝑡 values, 
66MΩ, 68MΩ and 605MΩ are significantly higher than the rest of the values and are not included in the plot in order to 
avoid overstretching the 𝑥-axis of the plot. The 𝑟𝑜𝑢𝑡 mean and standard deviation values are 4.3MΩ and 2.8MΩ, 
respectively. This shows that 𝑟𝑜𝑢𝑡 has a wide distribution. In many scenarios, the requirement for CM output resistance 
is to be larger than, rather than tracking, a target value. Thus, the wide 𝑟𝑜𝑢𝑡 distribution can be tolerated as long as the 
majority of the distribution is larger than the target value. The minimum 𝑟𝑜𝑢𝑡 obtained from the 1000 MC simulations 
is 980KΩ, which is still 2.5 times larger than the output resistance of the simple CM circuit. Also, 99% of the obtained 
𝑟𝑜𝑢𝑡 values are larger than 1.5MΩ, which is almost four times of the output resistance of the simple CM circuit. This 
demonstrates that the proposed technique remains effective at the presence of process variations and device 
mismatches. 
With a 1K load resistance, the output white noise of the ORBCM and simple CM circuits are 5.42 𝑝𝐴/√𝐻𝑧 and 
5.62 𝑝𝐴/√𝐻𝑧, respectively. Simulations are also conducted to show the CMRR (common mode rejection ratio) of a 
differential amplifier can be improved by using the ORBCM circuit as its tail current source. The amplifier schematic 
and its transistor sizes are shown in Figure 11. For comparison purposes, both the ORBCM circuit and simple CM 
circuit are used in the study. Figure 12 compares the obtained CMRRs at a common mode input level of 600mV. It 
shows that about 18dB improvement, from 53dB with the simple CM circuit to 71dB with the ORBCM circuit, is 
achieved by adding only one extra transistor in the design. 
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Fig. 10 Histogram of the ORBCM circuit 𝑟𝑜𝑢𝑡  
 
Fig. 11 Amplifier design for CMRR comparison 
 
 
Fig. 12: Amplifier CMRR using the ORBCM or the simple CM circuit as its tail current source 
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V. Conclusions 
This paper presents two low-voltage CM circuit designs using current compensation techniques to improve CM 
output resistance. Unlike most existing CM circuits that rely on stacked transistors in the output branch to stabilize the 
drain potential of the output device, the proposed circuits place only one transistor in their output branches, which helps 
reduce output compliance voltage. In the first proposed circuit, amplifier based feedback loops are used to achieve 
current compensation. Additionally, the mirror devices are not contained in the critical path of the feedback, allowing 
the mirror devices to operate in deep linear region without significantly affecting the effectiveness of the feedback 
loops. This enables the proposed design to achieve extremely compliance voltage at the level of 20 mV, which to our 
knowledge is the lowest compliance voltage of any implementation reported in literature. In the second design, the 
current compensation is achieved by copying the voltage variations at the CM Output node to its input node and 
matching the output resistance of the output device with the output resistance of its driver circuit. This design only 
requires one addition transistor compared to a simple CM circuit but can significantly improve CM output resistance. 
The effectiveness of the proposed design at the presence of process variation and device mismatches is verified via MC 
simulations. Thanks to their low compliance voltage and high output resistance, the proposed designs are suitable for 
various low-voltage applications. 
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Appendix A 
 
This appendix derives the output resistance of the proposed high-performance CM circuit. From the small signal model 
shown in Figure 3 we have: 
 
𝐼𝑜𝑢𝑡 =
𝑉𝑜𝑢𝑡
𝑟𝑜1
+ 𝑔𝑚1𝑉𝐺 
(8) 
𝐼𝑐 =
𝑉𝐷
𝑟𝑜4
+ 𝑔𝑚4𝑉𝐺 
(9) 
𝐼𝑐 =
𝑉𝐶 − 𝑉𝐷
𝑟𝑜2
+ 𝑔𝑚2(𝑉𝐴1 − 𝑉𝐷) − 𝑔𝑚𝑏2𝑉𝐷 
(10) 
𝐼𝑐 = −
𝑉𝐶
𝑟𝑜3
− 𝑔𝑚3𝑉𝐶 
(11) 
𝑉𝐴1 = (𝑉𝑜𝑢𝑡 − 𝑉𝐷)𝐴1 (12) 
𝑉𝐺 = 𝑉𝐶(1 + 𝑔𝑚5 ⋅ (𝑟05||𝑟𝑖𝑛))𝐴2 = (𝑉𝐶 − 𝑉𝑅)𝐴2 (13) 
Assuming 𝑟𝑖𝑛 ≈ 𝑟05, 𝑉𝐺 can be approximated by: 
𝑉𝐺 = 𝑉𝐶 (1 +
𝑔𝑚5 ⋅ 𝑟05
2
 ) 𝐴2 
(14) 
From the above equations, 𝐼𝑜𝑢𝑡 can be solved as: 
𝐼𝑜𝑢𝑡 =
𝑉𝑜𝑢𝑡
𝑟𝑜1
−
𝑔𝑚1𝑔𝑚2𝐴1𝐴2 (1 +
𝑔𝑚5𝑟05
2 ) ⋅ 𝑉𝑜𝑢𝑡
(
1
𝑟𝑜2
+ 𝑔𝑚2(𝐴1 + 1) + 𝑔𝑚𝑏2) (
𝑟𝑜4
𝑟𝑜3
+ 𝑔𝑚3𝑟𝑜4 + 𝑔𝑚4𝑟𝑜4𝐴2 (1 +
𝑔𝑚5𝑟05
2 )) +
1
𝑟𝑜3
+ 𝑔𝑚3 +
1
𝑟𝑜2
 
(15) 
Thus, 
𝑟𝑜𝑢𝑡 =
1
1
𝑟𝑜1
−
𝑔𝑚1𝑔𝑚2𝐴1𝐴2 (1 +
𝑔𝑚5𝑟05
2 )
(
1
𝑟𝑜2
+ 𝑔𝑚2(𝐴1 + 1) + 𝑔𝑚𝑏2) (
𝑟𝑜4
𝑟𝑜3
+ 𝑔𝑚3𝑟𝑜4 + 𝑔𝑚4𝑟𝑜4𝐴2 (1 +
𝑔𝑚5𝑟05
2 )) +
1
𝑟𝑜3
+ 𝑔𝑚3 +
1
𝑟𝑜2
 
(16) 
 
 
Appendix B 
 
This appendix derives the open loop gain of the positive feedback path in the proposed high-performance CM circuit. 
Assuming 𝑉𝐺𝑆2 is approximately constant, 𝑉𝐷 can be approximated by: 
𝑉𝐷 = (
𝐴1
1 + 𝐴1
) 𝑉𝐴1+  
 
(17) 
where 𝑉𝐴1+ is the non-inverting input of amplifier A1. Also, 𝑉𝐶 as a function of 𝑉𝐷 and 𝑉𝐺 can be approximated by: 
𝑉𝐶 = −𝑉𝐷
1
𝑟𝑜4𝑔𝑚3
− 𝑉𝐺
𝑔𝑚4
𝑔𝑚3
 
 
(18) 
where 𝑉𝐺 is given in Equation 14. From Equations 14, 17, 18, we can solve 𝑉𝐺 as: 
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𝑉𝐺 = −
𝑉𝐴1+
𝑟𝑜4𝑔𝑚3
(
𝐴1
1 + 𝐴1
)
1
(1 +
𝑔𝑚5𝑟05
2 ) 𝐴2
+
𝑔𝑚4
𝑔𝑚3
 
(19) 
Finally, transistor M1 and the CM load with output resistance 𝑟𝐿form a common source amplifier with the gain of 
−𝑔𝑚1(𝑟𝑜1||𝑟𝐿). Thus, the open loop gain defined as 𝐺𝑂𝐿1 =
𝑉𝑜𝑢𝑡
𝑉𝐴1+
 is: 
𝐺𝑂𝐿1 ≈ (
𝐴1
1 + 𝐴1
)
(1 +
𝑔𝑚5𝑟𝑜5
2 )
𝑔𝑚1(𝑟𝑜1||𝑟𝐿)
𝑟𝑜4𝑔𝑚3
𝐴2
1 + (1 +
𝑔𝑚5𝑟𝑜5
2 )
𝑔𝑚4
𝑔𝑚3
𝐴2
 
(20) 
 
 
Appendix C 
 
This appendix derives the 𝑟𝑜𝑢𝑡 of the ORBCM circuit. From the small signal model in Figure 4 (c), we have: 
 
𝐼𝑜𝑢𝑡 =
𝑉𝑜𝑢𝑡
𝑟𝑜1
+ 𝑔𝑚1𝑉1 
(21) 
−𝐼𝑐 =
𝑉1
𝑟𝑜2
+ 𝑔𝑚2𝑉1 
(22) 
𝐼𝑐 =
𝑉1 − 𝑉2
𝑟𝑜3
+ 𝑔𝑚3(𝑉𝑜𝑢𝑡 − 𝑉2) − 𝑔𝑚𝑏3𝑉2 
(23) 
𝐼𝑐 =
𝑉2
𝑟𝑜4
 
(24) 
Solving for 𝐼𝑜𝑢𝑡 from the above equations and subsequently for 𝑟𝑜𝑢𝑡 we find the expression: 
 
𝑟𝑜𝑢𝑡 =
1
1
𝑟𝑜1
−
𝑔𝑚3 ⋅ 𝑔𝑚1 ⋅ 𝑟𝑜3
[𝑟𝑜3 + 𝑟𝑜4 + 𝑟𝑜3 ⋅ 𝑟𝑜4(𝑔𝑚3 + 𝑔𝑚𝑏3)] [
1
𝑟𝑜2
+ 𝑔𝑚2] + 1
 
(25) 
 
